View 74ABT16245CSSC_1049866.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74ABT16245 16-Bit Transceiver with 3-STATE Outputs
April 1992 Revised May 2005
74ABT16245 16-Bit Transceiver with 3-STATE Outputs
General Description
The ABT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The OE inputs disable both the A and B ports by placing them in a high impedance state.
Features
s Bidirectional non-inverting buffers s Separate control logic for each byte s 16-bit version of the ABT245 s A and B output sink capability of 64 mA, source capability of 32 mA s Guaranteed output skew s Guaranteed multiple output switching specifications s Output switching specified for both 50 pF and 250 pF loads s Guaranteed simultaneous switching noise level and
dynamic threshold performance
s Guaranteed latchup protection s High impedance glitch free bus loading during entire power up and power down cycle s Non-destructive hot insertion capability
Ordering Code:
Order Number 74ABT16245CSSC 74ABT16245CMTD Package Number MS48A MTD48 Package Description 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
Connection Diagram
Pin Descriptions
Pin Names OEn T/Rn A0-A15 B0-B15 Description Output Enable Input (Active LOW) Transmit/Receive Input Side A Inputs/Outputs Side B Inputs/Outputs
(c) 2005 Fairchild Semiconductor Corporation
DS010986
www.fairchildsemi.com
74ABT16245
Truth Tables
Inputs OE1 L L H Inputs OE2 L L H T/R2 L H X Bus B8-B15 Data to Bus A8-A 15 Bus A8-A15 Data to Bus B8-B 15 HIGH-Z State on A8-A15, B8-B 15 T/R1 L H X Bus B0-B7 Data to Bus A0-A7 Bus A0-A7 Data to Bus B0-B7 HIGH-Z State on A0-A7, B0-B 7 Outputs Outputs
Logic Diagrams
H HIGH Voltage Level L LOW Voltage Level X Immaterial Z High Impedance
Functional Description
The ABT16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.
www.fairchildsemi.com
2
74ABT16245
Absolute Maximum Ratings(Note 1)
Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias VCC Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Any Output in the Disabled or Power-Off State in the HIGH State Current Applied to Output in LOW State (Max) DC Latchup Source Current Over Voltage Latchup (I/O) twice the rated IOL (mA)
65qC to 150qC 55qC to 125qC 55qC to 150qC 0.5V to 7.0V 0.5V to 7.0V 30 mA to 5.0 mA
Recommended Operating Conditions
Free Air Ambient Temperature Supply Voltage Minimum Input Edge Rate ('V/'t) Data Input Enable Input 50 mV/ns 20 mV/ns
40qC to 85qC 4.5V to 5.5V
0.5V to 5.5V 0.5V to VCC
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: Either voltage limit or current limit is sufficient to protect inputs.
500 mA
10V
DC Electrical Characteristics
Symbol VIH VIL VCD VOH VOL Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage 2.5 2.0 0.55 Min 2.0 0.8 Typ Max Units V V V V V V Min Min Min Min VCC Conditions Recognized HIGH Signal Recognized LOW Signal IIN IOH IOH IOL
1.2
18 mA (OEn, T/Rn) 3 mA (An, Bn) 32 mA (An, Bn)
64 mA (An, Bn)
IIH
Input HIGH Current
1 1
PA PA PA PA
V
Max
VIN VIN
2.7V (OEn, T/Rn) (Note 3) VCC (OE n, T/Rn) 7.0V (OEn, T/Rn) 5.5V (An, Bn) 0.5V (OEn, T/Rn) (Note 3) 0.0V (OEn, T/Rn) 1.9 PA (OEn, T/Rn)
IBVI IBVIT IIL
Input HIGH Current Breakdown Test Input HIGH Current Breakdown Test (I/O) Input LOW Current
7 100
Max Max Max
VIN VIN VIN VIN
1 1
4.75
VID
Input Leakage Test
0.0
IID
All Other Pins Grounded IIH I OZH Output Leakage Current IIL I OZL Output Leakage Current IOS ICEX IZZ ICCH ICCL ICCZ ICCT Output Short-Circuit Current Output HIGH Leakage Current Bus Drainage Test Power Supply Current Power Supply Current Power Supply Current Additional ICC/Input Outputs Enabled Outputs 3-STATE Outputs 3-STATE ICCD Dynamic ICC (Note 3)
Note 3: Guaranteed, but not tested.
10
PA PA
mA
0 5.5V VOUT 0 5.5V VOUT Max Max 0.0 Max Max Max VOUT VOUT VOUT
2.7V (An, Bn); OE 0.5V (An, Bn); OE 0.0V (An, Bn) VCC (An, Bn) 5.50V (An, Bn);
2.0V 2.0V
10 100 275
50 100 100 60 100 2.5 2.5 50
PA PA PA
mA
All Others GND All Outputs HIGH All Outputs LOW OE n VI Max VCC, T/Rn VCC 2.1V VCC 2.1V VCC 2.1V GND or VCC
PA
mA mA
All others at V CC or GND OE n, T/ Rn VI Data Input V I Max Outputs OPEN OE n GND, T/Rn GND or VCC One Bit Toggling, 50% Duty Cycle
PA
mA/
All others at V CC or GND No Load 0.1 MHz
3
www.fairchildsemi.com
74ABT16245
DC Extended Electrical Characteristics
Symbol VOLP VOLV VOHV VIHD VILD Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL Minimum HIGH Level Dynamic Output Voltage Minimum HIGH Level Dynamic Input Voltage Maximum LOW Level Dynamic Input Voltage Min Typ 0.5 Max 0.9 Units V V V V 0.8 V VCC 5.0 5.0 5.0 5.0 5.0 Conditions CL TA TA TA TA TA 50 pF; RL 500:
25qC (Note 4) 25qC (Note 4) 25qC (Note 5) 25qC (Note 5) 25qC (Note 6)
1.4
2.5 2.0
1.0
3.0 1.4 1.2
Note 4: Max number of outputs defined as (n). n 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested. Note 5: Max number of outputs defined as (n). n 1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested. Note 6: Max number of data inputs (n) switching. n 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (VILD), 0V to threshold (VIHD ). Guaranteed, but not tested.
AC Electrical Characteristics
TA Symbol Parameter Min tPLH tPHL tPZH tPZL tPHZ tPLZ Propagation Delay Data to Outputs Output Enable Time Output Disable Time 1.0 1.0 1.5 1.5 1.3 1.3 VCC CL
25qC 5V
50 pF Typ 2.4 2.8 3.6 3.7 4.6 3.7 Max 3.9 3.9 6.3 6.3 6.9 6.9
TA
55qC to 125qC
4.5V - 5.5V 50 pF Max 4.5 5.2 6.4 6.9 6.9 6.9 CL
TA
40qC to 85qC
4.5V - 5.5V 50 pF Max 3.9 3.9 6.3 6.3 6.9 6.9 ns ns ns CL Units
VCC
VCC
Min 0.5 0.5 0.8 0.9 1.3 1.0
Min 1.0 1.0 1.5 1.5 1.3 1.3
Extended AC Electrical Characteristics
TA 40qC to 85qC VCC Symbol Parameter CL 4.5V-5.5V 50 pF TA
40qC to 85qC
4.5V-5.5V 250 pF CL
TA
40qC to 85qC
4.5V-5.5V 250 pF Units CL
VCC
VCC
16 Outputs Switching (Note 7) Min fTOGGLE tPLH tPHL tPZH tPZL tPHZ tPLZ Time Maximum Toggle Frequency Propagation Delay Data to Outputs Output Enable Time Output Disable 1.5 1.5 1.5 1.5 1.0 1.0 Typ 100 5.0 5.3 6.5 6.5 6.9 6.9 Max
1 Output Switching (Note 8) Min 1.5 1.5 2.5 2.5 (Note 10) Max 6.0 6.0 8.2 8.2
16 Outputs Switching (Note 9) Min 2.5 2.5 2.5 2.5 (Note 10) Max MHz 8.0 8.0 10.0 9.0 ns ns ns
Note 7: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.). Note 8: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only. Note 9: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. Note 10: 3-STATE delay are dominated by the RC network (500:, 250 pF) on the output and have been excluded from the datasheet.
www.fairchildsemi.com
4
74ABT16245
Skew
TA
40qC to 85qC
4.5V-5.5V 50 pF CL
TA
40qC to 85qC
4.5V-5.5V 250 pF Units CL
VCC Symbol Parameter
VCC
16 Outputs Switching (Note 11) Max tOSHL (Note 13) tOSLH (Note 13) tPS (Note 14) tOST (Note 13) tPV (Note 15) Pin to Pin Skew HL Transitions Pin to Pin Skew LH Transitions Duty Cycle LH-HL Skew Pin to Pin Skew LH/HL Transitions Device to Device Skew LH/HL Transitions 1.3 1.3 1.5 1.7 2.0
16 Outputs Switching (Note 12) Max 1.5 1.5 2.0 2.5 3.0 ns ns ns ns ns
Note 11: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) Note 12: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. Note 13: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (tOSHL), LOW to HIGH (tOSLH), or any combination switching LOW-to-HIGH and/or HIGH-toLOW (tOST ). The specification is guaranteed but not tested. Note 14: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested. Note 15: Propagation delay variation for a given set of conditions (i.e., temperature and VCC) from device to device. This specification is guaranteed but not tested.
Capacitance
Symbol CIN CI/O (Note 16) Parameter Input Capacitance Output Capacitance Typ 5 11
1 MHz, per MIL-STD-883, Method 3012.
Units pF pF V CC V CC
Conditions TA 25qC
0.0V (OEn, T/Rn) 5.0V (An, Bn)
Note 16: CI/O is measured at frequency f
5
www.fairchildsemi.com
74ABT16245
AC Loading
*Includes jig and probe capacitance
FIGURE 1. Standard AC Test Load Amplitude 3.0V Rep. Rate 1 MHz tW 500 ns
FIGURE 2. Input Pulse Requirements tr 2.5 ns tf 2.5 ns
FIGURE 3. Test Input Signal Requirements
AC Waveforms
FIGURE 4. 3-STATE Output HIGH and LOW Enable and Disable Times
FIGURE 6. Propagation Delay Waveforms for Inverting and Non-Inverting Functions
FIGURE 5. Propagation Delay, Pulse Width Waveforms
FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms
www.fairchildsemi.com
6
74ABT16245
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide Package Number MS48A
7
www.fairchildsemi.com
74ABT16245 16-Bit Transceiver with 3-STATE Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 8 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74ABT16245CSSC

	To Download 74ABT16245CSSC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .